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ABSTRACT
NEURO-SILICON INTERFACE OF A HIRUDO MEDICINALIS RETZIUS CELL
INTEGRATED WITH FIELD EFFECT TRANSISTOR
Kurt Christian Sjoberg
The focus of this thesis was to measure the intracellular voltage of a living neural cell
using a silicon transistor. The coupling of neurological tissues with silicon devices is of
interest to the fields of neurology, neuroscience, electrophysiology and cellular biology.
In previous work by Peter Fromherz, single neurons were successfully coupled to
transistors [1]. This thesis aims to show proof of concept of the fabrication of a simple
neuro-silicon interface using wafer processing methods currently available at Cal Poly.
The types of transistors and cells used, the methods for dissecting and preparing the cells,
the electrophysiology methods for validating the experiments, and portions of the design
of the junction were based on Fromherz’s 1991 work. Other aspects were revised to be
compatible with technologies available at Cal Poly. Leech Retzius cells were isolated and
cultured from Hirudo Medicinalis and joined to the gate oxide of a P-channel field effect
transistor using SU-8 photoresist wells treated with poly-l-lysine. Transistors were
operated in strong inversion and source-drain current fluctuations were observed that
correlated with action potentials of the current clamped Retzius cell. Further work is
needed to develop better junctions that can reliably couple action potentials. This work
lays a foundation for neuro-silicon interface fabrication at Cal Poly.
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1.

Introduction

1.1

Motivation

The measurement techniques used to record electrical activity of neurological cells is the
basis for the design of neural implants of both a sensory and excitatory nature. In vitro
experiments allow for the removal of many variables that make detailed characterization
of devices and techniques difficult. The study of an isolated neuron removed of
surrounding biological tissue further reduces complexity allowing for optimization of
measurement techniques. The electrical measurements of neurons through neuro-silicon
junctions are of interest, as the technology can scale to measurements of neural tissue
samples containing multiple interconnected neurons.
The implementation of field effect transistor coupled neurons is at the forefront of
this study and a large body of research is already available validating the capabilities of
these methods in neural tissue measurement. The effectiveness of the neuro-silicon
interface in cell measurement is the motivation for replicating the coupling of transistors
and leech neurons at Cal Poly. The fabrication procedures, measurement equipment, and
cell handling techniques are all proven but have not been combined to bring this
technology to Cal Poly. The goal of these experiments is to prove the capability by
replicating the early research of Fromherz [1]. The complexity of the state of the art
research by Fromherz and others far outweighs that of these early experiments, however,
successful replication of such experiments will provide a proof of concept and form a
stepping stone for future research.

2.

Background

Interfacing neural tissues with transistors is a multidisciplinary endeavor that requires
engineering across the disciplines of cellular biology, semiconductor electronics, and
chemistry. The concepts relating to neuro-silicon device fabrication and experimentation
will be reviewed.

2.1

Electrophysiology

The investigation of the function of many forms of electrically active cells in both
humans and other organisms is primarily the focus of electrophysiology. The tissues that
make up the central and peripheral nervous systems as well as the musculature consist of
electrically active cells. The study of these structures involves an investigation of the
anatomical organization and the physiological workings of the interconnected cellular
structures as well as the individual fibers. To understand the function of neural cells
intensive experimentation is often necessary. To discover the working principles of
electrically active cells and tissues, a combination of chemical, visual, and electrical
measurement is used. In vitro experimentation on electrically active tissues is still heavily
relied upon to better understand the structures and functions of the tissues as well as to
validate mathematical models describing them.
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Historically there are several techniques used to measure the electrical activity of
neurons for electrophysiology studies. Fundamentally they can be divided into techniques
where the cell membrane is impaled, and noninvasive techniques, where cell activity is
measured extracellularly. Both methods will be described briefly.

2.1.1

Sharp Electrode Physiology

Cellular stimulation and recording has been historically completed with the insertion of
micro scale electrodes through the membrane of cells [2]. This technique is
fundamentally damaging to the cell and results in diminished cell longevity. The micro
electrode is typically made from a glass micropipette, where the diameter of the tip,
which defines the pipet resistance, can be precisely tuned. The pipette can be used to
inject current into the cell as well as to measure the cellular potential relative to the
extracellular solution. This technique is perhaps the most documented and supported.
There is off the shelf electrode hardware and signal measurement equipment available.

2.1.2

Extracellular Bath Electrodes

The use of electrodes placed in the proximity of stimulated cells has also been
extensively studied [3,4,5]. Electrodes have been fabricated as metal traces on glass,
silicon electrodes bathed in solution, and as metal leads placed directly in the
extracellular bath. These techniques are advantageous in their ability to measure the
cellular potential in a manner that leaves the cell unmolested. The method is severely
15

compromised by the difficulty associated with the electrical measurement of a signal
through an electrolyte solution. Grounding electrodes and measurement electrodes are
subject to motion artifacts, corrosion, and the inherent impedance of the bath solution.

2.1.3

Voltage Sensitive Dyes

The use of fluorescent chemical compounds that emit light as a function of the ionic
concentration or electrolyte voltage have also been used in measuring the excitation of
cells in electrophysiology experiments by Ephardt, Braun, Lambacher and others [6,7,8].
These chemicals have an advantage over impaled electrodes in that they do not physically
damage to the cell. One well characterized molecule is the hemacyanine dye BNBIQ. It is
an amphiphilic dye, with a hydrophilic head group and a hydrophobic tail [6]. Cell
electrical activity excites the dye, moving the positive charge at the hydrophilic head to
the tail. This movement happens in the electrical field of the membrane projected along
the dye, the field shifts the energy of the excited state, shifting the excitation wavelength.
The use of this dye as well as others has been characterized for use with leech Retzius
cells in electrophysiology experiments making it a useful tool for imaging cells under
study.

16

2.1.4

Neuro-Silicon Coupling

The method of directly coupling a cell to a sensing and stimulating device is perhaps the
most sought-after method of noninvasive electrophysiology. Cells or tissues under
investigation are grown on the surface of silicon wafers coated in adhesion and growth
promoting chemicals. Cells can be selectively placed, and are stable in their position
during experimentation. This allows for precise electrical replication and recording of the
cell’s behavior. Furthermore, cells can be stimulated from silicon devices, resulting in a
device capable of replacing both functions of the glass electrode [9,10].
This method furthermore has the advantage of readily scaling from single cellular
recording to multicellular analysis [11]. Transistors and capacitors, the common devices
used for sensing and stimulation respectively, can be fabricated at spacing distances
orders of magnitude below the size of individual neurons. Furthermore, the processing
techniques used for fabrication of the arrays are not encumbered by the addition of more
adjacent devices.

2.1.5

Fromherz et al, 1991 [1]

The experiments of this thesis aim to replicate the work of early experiments on neurosilicon interfaces. The most similar experiment was conducted by Fromherz in his 1991
paper on the junction of a field effect transistor (FET) with a Retzius cell form the Hirudo
17

medicinalis, or the medicinal leech [1]. In these experiments, the leech neuron is mounted
on the gate oxide of a p-type FET. The leech cell is isolated with the enzymatic proteins
collagenase and dispase and is bound to the transistor gate using poly-l-lysine. Figure 1
shows the set-up of these experiments.

Figure 1. A neuro-silicon junction [1].

Fifty-four cells were coupled with varying degrees of success. Current pulses were
injected to illicit action potentials, with modulation of the source drain current used to
measure the action potentials through the silicon. The results of the experiments
suggested that the electrical model of cell-transistor interfaces is mostly dependent on the
quality of the bond between cell and transistor oxide. The models of equivalent circuits
created by the junction are described fully in chapter 2. Figure 2 shows the coupling of
18

one action potential signal (ME) with a resulting voltage spike from the FET in the
Fromherz experiments. The FET outputs a current signal which is converted to voltage
with the op-amp connected to drain in Figure 1.

Figure 2. Response of FET transistor to neuron action potential [1].

2.2

Neural Anatomy

To understand the neuro-silicon interface the chemical, electrical and physical structure
of the cell must be understood. Much of the design considerations discussed later arise
from difficulties in keeping neuron in the neuro-silicon junction alive and electrically
active. Nervous system function and structure are discussed briefly. Electrical aspects of
the cell are outlined in greater detail.

19

2.2.1

General Structure

The term neuron is used to denote a litany of different types of electrically active cells
throughout an organism. This definition encompasses both cells in the central nervous
system, the brain and spinal cord in humans as well as the peripheral nervous system,
which includes sensory and motor cells. These cells are characterized by a few distinct
features. All are used by the organism to relay or process information through electrical
signal transfer. In many simple organisms, invertebrates notably, the central nervous
system is comprised of many decentralized processing units known as ganglia [12]. The
ganglia are comprised of both afferent and efferent neurons as well as neurons
responsible for processing low level information and driving reaction-like responses. The
ganglia are of special interest to researchers developing neuro-silicon interfaces as a
locale for large, easily accessible neurons.

2.2.2

Neuron Structure

The structure and function of any one neuron is highly dependent on the location and
purpose of both the individual cell and the surrounding nervous tissue. A collection of the
different types of neuron can be seen in Figure 3 [12]. The neuron can be divided into
three fundamental parts. Figure 4 depicts these three regions [13]. The cell body, or the
neural soma, comprises the portion of neuron that is perhaps the most reminiscent of a
simple cell. The cell nucleus, as well as all cellular organelles responsible for cell
20

metabolism are housed here. This portion of the cell is common to all neurons. The
typical neuron is also comprised of two branching structures extending away from the
soma: the axon and dendrites. The neuron dendrites interface with other neurons,
receiving information signals through means of chemical signaling compounds. This
junction is known as a synapse. The presynaptic region of the signaling neuron is the
axon, the region of the cell that transfers information from the cell body. Although much
of the complexity of neurons, neural networks and the nervous system in general comes
from the interaction between different neurons and the intricacies of synapses, the bulk of
this work will focus on the isolated neuron.

Figure 3. Common types of neurons and their general functions [12].
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Figure 4. Basic neural anatomy [13].

2.2.3

Cell Membrane

To understand the operation of the neural portion of the neuro-silicon interface some
basics of cell structure must be reviewed. All cells of multicellular animals are
encompassed by a cell membrane made up of a phospholipid bilayer. The phospholipid
includes a hydrophobic region and a hydrophilic tail. When arranged in a double layer, as
depicted in Figure 5, the cell membrane creates a barrier to ionic diffusion [14]. This
arrangement allows for the formation of electrochemical gradients across the interface,
which is the fundamental basis for neural electrical activity. The cell membrane is
bisected by proteins that form channels which allow selective movement of sodium,
potassium, and calcium. These ion channels can be either active or passive, the cell can
build gradients of the different ions across its membrane. The three primaryactio ions that
22

work to balance osmotic pressure and electric charge across the cell membrane are Na+,
K+, and Ca2+. In the leech Retzius cell, the ion channels that are most associated with the
action potential are sodium and potassium channels [7]. The sodium channels gates can
be typified as either fast or slow acting with the designation as ‘m’ gate and ‘h’ gate
respectively. The potassium channel gate is designated as the ‘n’ gate [11]. The role of
these structures in the cell action potential will be discussed in the next sections.

Figure 5. Cell membrane structure [14].
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2.2.4

Cell Membrane Potential

To preform metabolic functions, preform work on its environment, or to transmit signals
to and from other adjacent neurons the cell must be able to store energy. This is
accomplished through electrochemical potential.

2.2.4.1

Nernst Equations

The cell membrane builds a concentration gradient of ionic species across its boundary,
creating a measurable voltage. This voltage stays at a relatively constant value when the
neuron is not firing an action potential or in the refractory period [15]. The voltage of an
ionic gradient, EN, formed in an electrolytic solution across a membrane can be described
by the Nernst equation.

𝐸𝑁 =

𝑅𝑇
[𝑁]𝑜
ln (
)
𝑧𝐹
[𝑁]𝑖

(1)

Where R is the gas constant (8.314472(15) J K−1 mol−1), T is temperature of the
solution in kelvin, z is the valence of the molecule and F is Faraday’s constant
(9.64853399(24)×104 C mol−1). The ionic concentrations outside and inside the cell are
given as N. For a mammalian cell at 25 Celsius this equation simplifies to the form
shown in equation (2).
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58𝑚𝑉
[𝑁]𝑜
𝐸=(
) log10 (
)
𝑍
[𝑁]𝑖

(2)

This equation is only valid for the cell membrane potential of a single ion in equilibrium.
It does not accurately account for the effects of multiple ions across the membrane, as is
the case in the resting cell.

2.2.4.2

Donnan Equilibrium

The equilibrium of two ions across a semi-permeable membrane can be described by the
Donnan equilibrium equation. For a Donnan equilibrium to be reached in an animal cell,
the product of the concentrations of the permeable ions on the inside of the cell
membrane must be balanced to the product of the external ion concentrations [15]. The
electrical balance of the internal and external ions must be balanced across the
membrane. To create this balance, the Nernst potentials of the two ions must be equal.
The equivalence is given by equation (3).
58𝑚𝑉
[𝑁𝑖𝑜𝑛1 ]𝑜
58𝑚𝑉
[𝑁𝑖𝑜𝑛1 ]𝑜
𝑉𝑖𝑜𝑛1 = (
) log10 (
) = 𝑉𝑖𝑜𝑛2 = (
) log10 (
)
𝑍
[𝑁𝑖𝑜𝑛2 ]𝑖
𝑍
[𝑁𝑖𝑜𝑛2 ]𝑖

(3)

The relationship in the above equation can simplify to the relationship in the following
equation.
[𝑁𝑖𝑜𝑛1 ∗ 𝑁𝑖𝑜𝑛2 ]𝐼𝑛 = [𝑁𝑖𝑜𝑛2 ∗ 𝑁𝑖𝑜𝑛1 ]𝑜𝑢𝑡
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(4)

2.2.4.3

The Goldman Equation

A relationship between the concentration of individual ionic species and the net electrical
potential across the cell membrane is given by the Goldman equation [16]. Typically, this
potential is reported as the intracellular potential relative to the extracellular solution.
[𝐾 + ]𝑜 + 𝑏[𝑁𝑎 + ]𝑜 + 𝑐[𝐶𝑙 − ]𝑖
𝐸𝑚 = 58𝑚𝑉 log10 ( +
)
[𝐾 ]𝑖 + 𝑏[𝑁𝑎 + ]𝑖 + 𝑐[𝐶𝑙 − ]𝑜

(5)

The subscript o denotes ionic concentrations outside the cell, i denotes ionic
concentrations inside the cell, and the constants b and c are given as follows.
𝑏=

𝑝𝑁𝑎
𝑝𝐶𝑙
𝑎𝑛𝑑 𝑐 =
𝑝𝐾
𝑝𝐾

(6)

The variables PNA, PK, and PCl are the permeability of the membrane to sodium,
potassium, and chloride respectively. This equation can be simplified for the case of a
mammalian cell further, as the contribution of the chloride on the membrane potential can
largely be neglected. This simplifies to give equation (7).
[𝐾 + ]𝑜 + 𝑏[𝑁𝑎 + ]𝑜
𝐸𝑚 = 58𝑚𝑉 log10 ( +
)
[𝐾 ]𝑖 + 𝑏[𝑁𝑎 + ]𝑖

(7)

A typical value for the coefficient b is 0.02, based on the permeability of sodium being 50
times greater than that of potassium while the cell is resting. This yields a theoretical cell
resting membrane potential of -72mv, a value that is closer to the Nernst potential of
potassium (-80mv) than that of sodium (+58mv). This equation also allows for a basic
understanding of how the cell changes its membrane potential through the modulation of
the ionic permeability with the m, n, and h gates.
26

2.3

The Action Potential

The cell action potential is the basis for the transmission of afferent and efferent
information through multicellular organisms. The neuron sends information along the
length of its axon by means of a signal pulse that is transmitted along it’s length. Data
transfer in neurological systems is accomplished through frequency modulation of
discrete pulses. The individual pulse is known as the action potential. The action potential
is the same between consecutive pulses as well as between different neurological cells
within the organism. Since information is transferred through modulation of the action
potential firing rate, and not through changing the pulse itself, some characteristics of the
action potential can be outlined. Only one action potential can be fired at once. There is a
refractory period in which another action potential cannot be fired. Each action potential
is an all or nothing event. If the cell reaches a certain potential, a depolarization event
takes place that initiates the action potential.

27

Figure 6. Characteristic neuron action potential [13].

The action potential is shown in figure 6. The signal can be broken into four
distinct phases: resting, depolarizing, repolarizing, and undershoot. The effects on
membrane potential caused at each of the distinct phases can be explained by the
permeability of the sodium and potassium membrane ion channels. The permeability of
the channels, as a function of time during the action potential, is shown in figure 7. The
illustration used here is from a Matlab simulation that approximates the conditions of a
real cell.
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Figure 7. A. The permeability of cellular ion channels. B. The characteristic action
potential.

2.3.1

Simple Electrical Model

The cell electrical model can be simplified by treating the neuron as only an isolated cell
body. The neuron soma can be approximated by a spherical body with no spatial
difference in voltage within or without its membrane. The cell membrane lends itself to
29

be modeled as a parallel capacitance CS, and ohmic conductance GS, in series with a
battery V0. The voltage V0 is created by the ionic concentration gradients discussed
previously. This concentration gradient is a result of the selective permeability and active
transport of the different cellular ions, K+, Na+, and Ca+. A more in-depth analysis of the
effects of ionic permeability on cellular action potentials will be covered later. For a first
order model these effects are lumped into the conductance and resting membrane
potential. The first order model furthermore only applies to stimulus current levels well
below threshold voltage.
When injected with a current pulse Iinj from an electrode the cell undergoes a
voltage change relative to the surrounding electrolyte. The dynamics of the somatic
membrane potential VS are given by the differential equation:

𝐼𝑖𝑛𝑗 = 𝐶𝑠

𝑑𝑉𝑠
+ 𝐶𝑠 (𝑉𝑠 + 𝑉0 )
𝑑𝑡

(8)

For an injected current pulse of Iinj applied at time zero the resulting solution is given by:

𝑉𝑠 (𝑡) = 𝑉∞ +

𝐼0 − 𝐼∞ −𝑡⁄
𝑒 𝜏
𝐺𝑠

(9)

The voltage decay is governed by the time constant tau = Cs/Gs. In this simplified model
the voltage at steady state is the resting membrane voltage V0 added to the steady state
current I∞ divided by the conductance of the cell membrane GS. This model offers a
decent simplification of a static cellular membrane; however, a living cell membrane has
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many active components that affect the cell membrane current influx and efflux based
upon many different environmental variables. Furthermore, the current flow through the
ion channels of a cell are dependent on the membrane potential

2.3.2

Hodgkin-Huxley Model

To better understand this relationship, the membrane channels must be investigated
further. The first model that fully explained the neuron action potential was developed by
Hodgkin and Huxley who studied the electrical properties of the giant squid axon [17].
Their model expands on the first order model of the cell by including the variable
conductance of each of the ion channels as well as the individual Nernst potentials of
each of the cellular ions. The equivalent circuit model is shown in figure 8.

Figure 8. The Hodgkin’s Huxley model of the cell [17].
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Applying Kirchhoff’s circuit law yields a solution to the model based on the channel
currents.

𝐼𝑚𝑒𝑚 = 𝐶𝑚𝑒𝑚

𝑑𝑉𝑚𝑒𝑚
+ ∑ 𝐼𝑖
𝑑𝑡

(10)

𝑖

Here 𝐼𝑚𝑒𝑚 is the total current leaving the membrane, 𝐶𝑚𝑒𝑚 is the membrane capacitance,
𝑉𝑚𝑒𝑚 is the total potential across the membrane, and 𝐼𝑖 is the current of each individual
ion. 𝐼𝑖 is given by equation (11).
𝐼𝑖 = 𝛼𝑔̅𝑖 (𝑉𝑚𝑒𝑚 − 𝐸𝑖 )

(11)

In equation (11) 𝛼 is the dimensionless ion channel gating parameter, 𝑔̅𝑖 is the channel
maximum conductance of the ion in siemens, and 𝐸𝑖 is the ion’s equilibrium potential in
volts.

2.4

Hirudo Medicinalis

The medicinal leech Hirudo medicinalis was used as a source of neurons for the neurosilicon interfaces built in these experiments. Leeches are advantageous for a number of
reasons. The anatomical simplicity makes the dissection and isolation of neurons a much
more successful and reproducible process as compared to other organisms. The simplicity
of the organism also makes the storage and caretaking of the samples manageable for the
lab facilities that are available. Most importantly, the neurons of the leech are well
32

described by researchers in neurobiology as well as researchers in neuro-silicon
interfaces [1-4].

2.4.1

Anatomy

The leech anatomy was mapped by the researchers Kenneth J. Muller, John G. Nicholls,
and Ganther S. Stent in 1981 [18]. The complete mapping of the neural anatomy was
useful when isolating the desired cells for experimentation.
Hirudo medicinalis is a segmented worm, or annelid, that lives semi aquatically.
The leech neural anatomy is segmented similarly to its body structure. This makes
locating neurological structures simple. The head of the leech is made of the first four
segments fused together, the tail the rear seven. The midbody is subdivided from the
remaining circumferential segments, known as annuli. The body of the leech is made up
of three layers of muscle fiber. Each layer of the leech musculature has tissues oriented in
a different principle direction. The leech structural anatomy is shown in figure 9.
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Figure 9. The leech structural anatomy [19].

The neuroanatomy is segmented similarly to the body structures. The central
nervous system is comprised of two brain regions, located within the head and tail
regions of fused annuli. The midbody consists of ganglia segmented along the length of
the nerve cord that runs from the head to tail. The neuroanatomy of the leech is shown in
figure 10.

Figure 10. The leech neural anatomy [19].
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The leech ganglia of the segmental midbody have been mapped and the function
of the neurons contained have been generally described [19]. The ganglia are structurally
symmetric along the leech long axis with only minor exceptions. Each ganglion contains
roughly 400 neurons, ranging in size from 10 to 70um. Neurons are functionally divided
among touch, pressure, nociception, and motor function. Ganglion also contain
intermediate and helper neurons. The designations N, L, and P are used in the below
figures to show the touch, pressure, and motor neurons respectively [20]. The cells
designated R are the Retzius cells of the ganglia. The Retzius cells aid the afferent signal
processing of the ganglia, and are the only neurons projected to the periphery that contain
serotonin [21]. These cells are primarily responsible for muscle contraction, mucus
secretion, and aiding in swimming [22].
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Figure 11. Top: Leech ganglion under microscope; R denotes Retzius cells. Bottom:
Diagram of neurons within ganglion [22].

As one of the largest neurons within the midbody ganglia, the leech Retzius cell is of
special interest to experiments of neuro-silicon interfacing. They are easily handled and
have shown good longevity in many electrophysiology experiments where neurons are
removed from the ganglia. The Retzius is attached to the neural tissue by the extracellular
matrix proteins collagen and elastin. The cell body, or soma, is wholly located within the
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ganglia with axonal and dendritic components of the cell extending laterally into the
periphery. All the experiments conducted as part of this thesis used the leech Retzius cell
in the neuro-silicon junction.

2.5

Transistor Physics

The operating principles of a transistor will be reviewed here. The primary structure and
function of the devices used in neuro-silicon interfaces are similar to Field Effect
Transistors (FETs).

2.5.1

MOSFET Transistors

Transistors built for the neuro-silicon junction in this experiment and by previous
researchers, are metal on silicon field effect transistors (MOSFETs). There are three
subcategories of MOSFET: pMOS, nMOS, and cMOS. The nMOS and pMOS
transistors are differentiated by the dopant type of the source and drain wells, with nMOS
having an n+ dopant concentration and the pMOS a p+. cMOS are a combination of the
two simple types. Both nMOS and pMOS transistors were fabricated by the author for
experimentation. Time constraints and processing limitations led to the pMOS transistor
types being the only experimentally validated device types. As such, pMOS transistors
will be the focus of this section. It should be noted that both pMOS and nMOS devices
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have been used in neuro-silicon junctions. The author chose to use pMOS devices to
closer replicate the experimental setup of Fromherz’s early papers [1].

2.5.2

Transistor Basic Operation

A simple diagram of the pMOS transistor is shown in figure 12 [23]. The device is made
through planar processing of silicon wafers. A detailed explanation of the processing
steps, fabrication procedures and governing equations are covered later. The transistor is
comprised of four general regions, the gate, source, drain, and body. During operation a
voltage is applied across the source and drain electrodes and current flows through the ntype silicon beneath the gate. The voltage applied to the gate controls the amount of
current through the device.

Figure 12. pMOS type field effect transistor [23].
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This control is the result of the gate region acting as a capacitor. Voltage applied
to the gate is coupled to the region below it across an insulative region of silicon dioxide.
Voltage applied to the gate electrode form, in this case a leech Retzius cell, is
capacitively coupled to the channel region of the device. The transistor has distinct
operating regions that are governed by the voltage applied at the gate of the device. These
operating regions are distinguished by different current-voltage relationships of the
source and drain. Figure 10 shows the source drain current, Ids as a function of source
drain voltage Vds. Increasing gate potential Vgs has the effect of increasing the current at
similar voltage levels [24].

Figure 13. IDS curves of pMOS transistors [24].

The effect seen in figure 13 is due to the nature of doped silicon in the channel
between source and drain. N-type silicon is doped with phosphorus which increases the
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effective conductivity of the silicon by adding electrons that can be readily excited to the
conduction band. The p-wells of the source and drain are doped with boron, which
increases the conductivity through the addition of positive charge carriers. By decreasing
the voltage at the gate capacitor, electrons are pushed away from the channel region of
the device and a region of positive charge carriers forms. As the gate region of the device
is brought lower in voltage relative to the bulk silicon, the dopant electrons are further
pushed away from the gate opening a conduction path for positive charge carriers to flow
from source to drain. This path has a finite current that it can supply, leading to the
saturation characteristics of the device. Increasing the negative gate bias allows for more
current to pass. A schematic of the channel allowing electron flow is shown in figure 14.

Figure 14. pMOS transistor in strong inversion [23].
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2.5.1

Characteristic Equations

The different transistor operating states can be described through current voltage
relationships. The linear region current for a pMOS device is given by equation (12). The
current through the device during saturation, or strong inversion, is given by equation
(13).
𝑊

𝐼𝑑 = 𝑘 ′ 𝐿 [(𝑉𝑔𝑠 −𝑉𝑡

1 2
)𝑉𝑑𝑠 − 𝑉𝑑𝑠
]
2

2
1 𝑊
𝐼𝑑 = 𝑘 ′ 𝐿 (𝑉𝑔𝑠 −𝑉𝑡)
2

(12)

(13)

In these equations k’ is the transconductance, Vgs is the voltage of the gate relative to the
source, Vds is the voltage across the source and drain wells and L and W are the length
and width of the gate region. The final term, Vt, is the turn on voltage. This is the
potential that the gate must be brought to relative to the bulk silicon for current to begin
flowing through the device.
These equations relate the fundamental operating conditions of the device to the
length and width of the gate, however to understand how a fabricated transistor will
operate, the current must also be related to the other design parameters of a MOSFET
device. Namely the dopant concentrations in each region and the gate oxide thickness.
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These parameters are related to the turn on voltage term. To understand this relationship,
we begin by considering how the gate oxide thickness, xox, relates to the capacitance Cox.

𝐶𝑜𝑥 =

𝜀𝑜𝑥
⁄𝑥𝑜𝑥

(14)

The gate capacitance is a function of the silicon oxide insulative layer permittivity and
thickness. The silicon dioxide has a permittivity εox of 3.9ε0 where ε0 is the permittivity of
free space (8.854×10-14 F/cm). The thickness of the oxide layer above the gate region of
the channel is given by xox.
Applying a voltage across the capacitor of the gate oxide pulls minority carriers to
its lower plate, the channel region of the transistor. The threshold voltage is defined as
the point at which a suitable number of carriers are saturated against the oxide of the gate
and current can be transmitted from source to drain through mobility of the carriers. This
situation occurs when the concentration of minority carriers is equal to that of majority
carriers in the silicon substrate. This is defined as the strong threshold condition. This
threshold voltage is given by equation (15).

𝑉𝑡0 = 𝑉𝑓𝑏 + 𝜙𝑠 +

𝑄𝑏
+ 𝑉𝐼𝐼
𝐶𝑜𝑥

(15)

The voltage at which this occurs is dependent on four major components. The first term,
Vfb is the flatband voltage, which has two major components: Φgs and Qf.

42

𝑄𝑓

𝑉𝑓𝑏 = 𝜙𝑔𝑠 − 𝐶

(16)

𝑜𝑥

The term Φgs is related to the difference in work functions between the substrate and the
gate material; Qf is the fixed surface charge. For p-type wafers, the work function
difference is given by equation (17). For n-type gates this value is given in equation (18).

𝜙𝑔𝑠 =

𝜙𝑔𝑠 = −

𝑁𝑎𝑝
𝑘𝑇
𝑙𝑛 (
)
𝑞
𝑁𝑎

(17)

𝑁𝑎 𝑁𝑑𝑝
𝑘𝑇
𝑙𝑛 ( 2 )
𝑞
𝑛𝑖

(18)

In the above equations, Nap and Ndp are the dopant concentrations of the p-type
and n-type gates respectively. The acceptor or dopant concentration of the bulk siliconis
given by Na, K is the Boltzmann constant (1.38064852×10-23 m2 kg s-2 K-1), T is the
temperature in kelvins, q is the charge of an electron (1.6×10-19C) and ni is the silicon
intrinsic carrier concentration (1.45×1012 C/cm3). The term kt/q is often referred to simply
as the thermal voltage of the system. At 300K this value is .026 V.
The second term on which the turn on voltage is dependent is the surface
potential. At the threshold voltage, the surface potential is twice the Fermi potential (𝜙𝐹 )
of the substrate.

𝜙𝑆 = 2|𝜙𝐹 | = 2
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𝑘𝑇 𝑁𝑎
𝑙𝑛
𝑞
𝑛𝑖

(19)

The third component of threshold voltage is the voltage across the gate oxide
capacitor. The voltage across a parallel plate capacitor is the charge on the capacitor
divided by its capacitance. For a capacitor made up of the gate silicon oxide and the
doped channel, the charge on the capacitor is given as a function of the channel silicon
doping concentrations and properties.

𝑄𝑏 = √2𝑞𝜀𝑠𝑖 𝑁𝑎 𝜙𝑠

(20)

The final term in the threshold voltage equation is related to processing steps that
were not conducted on the transistors used in the experiments outlined in this paper. The
gate threshold voltage can be manipulated by the selective doping of the gate oxide to
create a bias, selectively lowering or raising the threshold voltage. This effect has been
used in neuro-silicon interfaces but was not done in these experiments due to lack of the
required processing equipment [10].
A final note should be made that the threshold for the transistor is also dependent
on the voltage difference between the bulk silicon and the source. This bias change is
given by the following equations.

Δ𝑉𝑡 = 𝛾(√𝜙𝑠+ 𝑉𝑠𝑏 − √𝜙𝑠 )

𝛾=

√2𝑞𝜀𝑆𝑖 𝑁𝐴
𝐶𝑜𝑥
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(21)

(22)

Where γ is the body effect factor, a variable that is primarily a function of the gate oxide
thickness and the substrate dopant concentration. This value is independent of the dopant
type; both nMOS and pMOS transistors undergo the same effect. With equations (12)
through (22), the current through the fabricated transistors during a leech cell action
potential can be theoretically described in terms of their design variables.

2.6

Neuro-Silicon Interface

With both the cellular action potential and the transistor voltage-current relationships
defined, the neuro-silicon interface can be discussed in greater detail. Many
characteristics of the interface affect how well coupled an action potential is to a
modulated source drain current. In an idealized connection, the membrane potential is
perfectly equivalent to the transistor gate potential. However, the nature of the electrolyte
in the junction gap, the complex impedance of the cell membrane, and the spatial distance
between the layers all negatively affect the signal integrity detected by the transistor in
the interface.
To describe the neuro-silicon junction the system is divided into two parts: the
cell interface with the bulk solution and the cell membrane interface at the transistor gate.
Because the leech Retzius cell does not include complex dendritic or axonal components,
the cell is modeled as a simple cylinder, with the circular face interfaced with the
transistor gate region. The free length of the cell interfaces with the extracellular solution.
45

We can define two sets of terms for the ion channel conductance, the ion Nernst
potentials, and the cell membrane capacitance. The cell membrane voltage of the free
region and interfaced region are different as well, and are related by equation (23).
𝑉𝑀 = 𝑉𝐼 + 𝑉𝐽

(23)

In the above equation VM is the membrane potential, VI is the voltage inside the
cell and VJ is the junction potential, or the ionic solution voltage in the region above the
gate oxide of the transistor. The cell model that fully describes both the Hodgkin-Huxley
cellular membrane model and the interfaced region of the cell is shown in figure 15.

Figure 15. Neuro-silicon interface nonlinear model [25].
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However, the junction portion of the cell can be modeled more simplistically.
This result is both experimentally and theoretically founded [1]. Linear models of the
junction resistances and capacitances are acceptable under conditions where the junction
resistance is acceptably high, the injected current pulse into the cell is small, or the
capacitance of the free membrane area is high [11]. The linear model is certainly not
acceptable across all scenarios; however, the assumption will be made that a linear model
approximates the behavior of a neuro-silicon interface. Figure 16 shows a schematic
diagram of this idealized interface. In this scenario, the current pulse is replaced with the
theoretically induced action potential of the Hodgkin-Huxley modeled cell of simple
cylindrical geometry. The action potential and its characteristics are previously
described.

Figure 16. Linear model of the neuro-silicon junction [25].
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The junction potential VJ is the effective gate potential of the transistor. The
values RM and CM are the membrane resistance and capacitance values from the simple
electrical model of the cell. RJ, the junction resistance, is a somewhat more complicated
value. The junction resistance is directly related to the fluid resistance, in this case a
buffer solution of known ionic concentration. The resistance of an electrolyte solution is a
complicated function dependent primarily on temperature, concentration, and type of
electrolyte. A plot of various electrolyte solutions is shown in figure 17.

Figure 17. The conductivity of electrolytes in solution [26].
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The resistance of the gate would simply be a function of this conductivity and the
junction dimensions. In reality this value has a much higher dependence on the geometry
of the channel as the complexities arising from ionic particle interactions are of greater
consequence in the micrometer scale separations between gate oxide and cell membrane
at the device junction.
The simple linear model of the cell can be solved to provide a relationship
between the junction voltage and the cell membrane potential. An approximation of the
interface is solved through circuit analysis of the simple model. A more thorough solution
takes the form of the area contact model which integrates the capacitance and
conductance of the membrane across the surface of the junction. Derivation of the
integral-derivative formula describing the junction potential is a topic for further reading
[7].
Applying Kirchhoff’s current law at the junction yields the following relationship.
Capacitive current through membrane = Capacitive current through oxide –
current through junction.
When adding the effects of membrane conductance, we can solve for the junction
potential as a function of cell excitation. This is shown in equation (24).

𝐶𝐽𝑀

𝜕𝑉𝐽𝑀
𝜕𝑉𝐽𝐺
+ 𝑔𝐽𝑀 𝑉𝐽𝑀 = 𝐶𝑜𝑥
+ 𝑔𝐽 (𝑉𝐽𝐺 − 𝑉𝐵 )
𝜕𝑡
𝜕𝑡
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(24)

Simplifying this equation yields the point contact model.
𝜕𝑉𝐽𝐺
𝐶𝐽𝑀
𝜕𝑉𝐽𝑀
1
=
−
𝑉𝐽𝐺
𝜕𝑡
𝐶𝐽𝑀 + 𝐶𝐽𝐺 𝜕𝑡
𝑅𝐽 (𝐶𝐽𝑀 + 𝐶𝐽𝐺 )

(25)

This equation can be simplified further under certain assumptions. First, in the case of a
high junction resistance, the right side of the equation simplifies to only include the
voltage divider formed by the series capacitances. In this case there is an expected linear
relationship between the neuron action potential and the gate oxide potential. This
relationship is given in equation (26).

𝑉𝐽𝐺 =

𝐶𝐽𝑀
𝑉
𝐶𝐽𝑀 + 𝐶𝐽𝐺 𝐽𝑀

(26)

If the resistance is assumed to be low, as in the case of a poor junction seal, the junction
voltage approaches a damped derivative of the membrane potential. This is inherently a
less effective coupling of cell to transistor, as the pulse signal is no longer accurately
reproduced.

𝑉𝐽𝐺 = 𝐶𝐽𝐺 𝑅𝐽

𝜕𝑉𝐽𝑀
𝜕𝑡

(27)

Previous researchers have both experimentally and theoretically validated and expanded
on these simplistic models of the junction [1,7,10,11]. An expansion on this simplistic
model by Fromherz is seen in figure 18. The junction resistance value is increased
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incrementally from 0.25 to 16 giga-ohms to show the effects of partial junction seal on
the coupled signal.

Figure 18. Junction response given four assumed junction resistances [1].
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3.

Device Fabrication

This chapter presents a brief overview of the steps necessary to fabricate the neurosilicon interface device which includes the transistor and the peripheral architecture that
held the cell and extracellular solution.

3.1

Transistor Fabrication

Two types of transistor were fabricated for experimentation. p-channel MOSFETs
(PMOS) and n-channel MOSFETs (NMOS). From a fabrication standpoint the processes
for creating each type of device was identical. The process of transistor fabrication
outlined in the following section is taken largely from the standard operating procedures
written in the Cal Poly cleanroom transistor fabrication process traveler.

3.1.1

Wafer Selection

Fabrication equipment used for microfabrication is standardized by wafer diameter. The
standard used at Cal Poly is 100 mm diameter. Wafers of this diameter were ordered in
both p-type and n-type silicon. The concentrations of the boron and phosphorus dopants
were specified through surface resistance. Both p-type and n-type wafers were specified
to a resistance of ten ohm centimeters. This was later validated with four-point probe
measurement, a method of directly measuring surface resistance of the wafers. The
resistance is necessary for calculating the background concentration of dopants in the
wafers.

Prior to measurement wafers were cleaned of organic compounds and siliconoxide. This cleaning is completed in three steps. Wafers were first loaded into a Teflon
cassette capable of withstanding the chemical baths used for cleaning. The first bath was
a mixture of hydrogen peroxide and sulfuric acid at a volumetric ratio of 1:9 heated to 60o
C colloquially known as piranha. The piranha bath is intended to remove organic
compounds from the wafer including oils and polymeric residues that might have
contaminated the wafers during processing, storage, or handling. After ten minutes the
wafer cassette was moved to a rinse bath of deionized water. The second cleaning step
consists of etching the native oxide from the wafer. The role of silicon dioxide (SiO2) in
transistor operation is discussed previously, here it is removed so that measurement of
resistivity of the wafer is a function of only the silicon. To etch the oxide, the wafers
were submerged for 25 seconds in a bath of buffered hydrofluoric acid. Again, the wafers
were rinsed in deionized (DI) water. The final cleaning process was a rinse with DI water
and a high purity nitrogen air dry. To quickly complete this the wafer cassette was loaded
into a spin rinse dryer. This completed the cleaning procedure. This piranha bath and
final rinse procedures were completed before each procedure unless expressly noted.
The four-point probe shown in figure 19 works by the following principle.
Current is applied across the outer probes to the wafer surface. There exists then, a
voltage drop across the wafer proportional to the resistivity of the wafer. This is
measured by the inner two probes of the system. Table 1 compares the specified and
measured values. The background concentration is tabulated as well. Figure 20 shows the
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relationship between background dopant concentration and the resistivity measured with
the four-point probe. These functions can be calculated from the mobility of holes and
electrons in the silicon substrate. The dopant acts as either additional holes or carriers
when diffused into silicon and changes the resistance of the material.
Table 1. Four-point probe measurements.
Wafer Number

Dopant Type

Measured Resistance
(ohm×cm)

Specified Resistance
(ohm×cm)

1

N

7.53

5-10

2

N

5.34

5-10

3

P

9.44

NA

4

P

8.47

NA

Figure 19. Four-point probe technique used to measure the sheet resistance of
silicon wafers.
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Figure 20. The relationship between dopant concentration and resistivity [27].

3.1.2

Wafer Cleaning

To correctly pattern the source and drain wells of the transistors, a diffusion mask was
needed on the wafer surface that is stable at the elevated temperatures used for thermal
diffusion of dopants. The simplest form of diffusion mask is thermally grown silicon
oxide. To achieve a suitably thick film of oxide the device wafers were exposed to water
vapor at elevated temperature in the Cal Poly cleanroom furnace. A film thickness of
5000 angstroms was desired. This requirement was driven by the next process step of
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etching. The Deal-Grove model for oxide growth was used to approximate the time and
temperature requirements for the oxide growth process. The process of oxide growth in
the Deal-Grove model is broken into three components: diffusion of gas from the bulk to
the oxide surface, diffusion through the existing oxide layer, and the consumption of
diffused gas in reaction with the substrate to create silicon oxide [28]. The diffusion of
the gas to the surface of the wafer is described by Henery's law. The flux at the gas is
driven by the concentration gradient between the gas and wafer surface.
𝐹1 = ℎ𝑔 (𝐶𝑔 − 𝐶𝑠 )

(28)

In the above equation, Cg is the concentration of the gas or bulk atmosphere of the
furnace, Cs is the concentration of oxygen at the wafer surface and hg is the volumetric gas
transfer coefficient.
The diffusion of the gas through the oxide layer is described by Ficks's first law.
Flux here is driven by the gradient between surface concentration and concentration at
the reacting surface Cs and Ci respectively. Xox is the thickness of the oxide layer at any
time and D is the diffusion constant of the oxidizer through the silicon oxide.

𝐹2 = 𝐷 ∙ [

𝐶𝑠 ∙ 𝐶𝑖
⁄𝑋 ]
𝑜𝑥

(29)

The reaction between diffused gas molecules and silicon is described by a first order
reaction with respect to the reactant shown in equation (30). ks is the surface rate
constant, a function of many chemical reactions relating to the formation of Si-O bonds
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from the silicon and the oxidizer.
𝐹3 = 𝑘𝑠 ∙ 𝐶𝑖

(30)

The Deal-Grove model assumes steady state conditions. Flux of each component of the
reaction is equivalent. This yields the relationship in equation (31).

𝐹1 = 𝐹2 = 𝐹3 = 𝐹 =

𝐶
1⁄ ∙ 1⁄ ∙ 𝑥0⁄
𝐷0
𝑘𝑠
ℎ𝑔

(31)

The rate of oxide growth is proportional to the flux of oxygen molecules over the number
of incorporated oxygen molecules per unit volume N.
𝐹 𝜕𝑥
𝐶
=
=
𝑁 𝜕𝑡 1⁄ ∙ 1⁄ ∙ 𝑥0⁄
𝐷0
𝑘𝑠
ℎ𝑔

(32)

This differential equation can be solved to give the thickness of oxide after a given time
and temperature of diffusion. The solution is in terms of two factors, A and B, whose
values are determined based on the type of oxide used, as well as the diffusion furnace
parameters.

𝑥0 =

𝐴
4𝐵
(√1 + 2 (𝑡 + 𝜏) − 1))
2
𝐴

(33)

The parameters A and B are solved using the following equations. Where the constants C
and E are functions of the type of diffusing molecule.
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−𝐸1
𝐵 = 𝐶1 exp (
)
𝑘𝑇

(34)

𝐵
−𝐸2
= 𝐶2 exp (
)
𝐴
𝑘𝑇

(35)

Table 2. Coefficients for wet and dry oxidation in equations (34) and (35) [28].
Condition

B

B/A

Dry Oxygen

C1=7.72×106 m2/hr

C2=6.23×106 m2/hr

E1= 1.23 eV

E2= 2.00 eV

C1=3.86×106 m2/hr

C2=1.63×108 m2/hr

E1=0.78 eV

E2= 2.05 eV

Wet H2O

To create a thickness of 5000 angstroms, the oven was set to a temperature of 1100 C and
water vapor was introduced at a rate of five liters per minute. The oxide growth time was
set to 38 minutes.

3.1.3

Wafer Resistance Measurement

To pattern the source and drain dopant wells in the oxide grown in the previous step, the
oxide had to be selectively etched. To etch the silicon oxide hydrofluoric acid was again
used. However, to only selectively remove certain areas of the oxide an etch resistant
polymer mask had to be applied. Shipley S1814 positive photoresist was used to define
the small-scale features of the devices. It was applied to the wafers in a uniform coating
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approximately 1.5 microns thick. To achieve a uniform and repeatable coating thickness
the resist was dispensed onto a wafer that was then spun to a high speed allowing for the
planarization of the resist. The thickness d of the remaining layer can be approximated
theoretically using equation (36), which assumes a Newtonian fluid. Although photoresist
in not Newtonian the approximation is acceptable for the tolerances required The angular
velocity of the spinning wafer in radians per second is given by ω, ρ is the density of the
resist and μ is the viscosity.
4𝜌𝜔2
𝑑=(
𝑡)
3𝜇

−1/2

(36)

To ensure good adhesion of the organic photoresist to the silicon surface, a primer was
first dispensed and spun onto the silicon wafer. A common surface treatment method
used in photolithography is coating the wafer with hexamthylidisilazane (HMDS) [29].
The native surface oxide on a silicon wafer is hydrophobic, and does not adhere well to
the polymer photoresist coating. The silane group of the HMDS molecule covalently
bonds to the surface oxide and leaves a surface with exposed methyl groups, lowering the
surface energy of the bonding surface and promoting adhesion of the photoresist resin.
Figure 21 shows a representation of the primed surface.
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Figure 21. Hexamthylidisilazane (HMDS) surface treatment [29]

HMDS was coated onto the surface of the wafer by depositing MicroChem Primer
80/20 while the wafer was in the spin coater. The primer was allowed to functionalize the
surface for a short period then the wafer was spun to remove excess and dry off the
solvent.
After depositing and spinning both primer and photoresist, wafers were removed
from the spin coater and immediately transferred to hot plates to bake off the photoresist
solvent and harden the resin. This process does not fully crosslink the resist, but rather
creates a stable surface that will not be damaged during handling by the alignment
process. This hardening was done in two stages to ensure even evaporation of the solvent
and to dissuade blistering of the resist. The first stage was done on a hot plate set to 90o C
for 60 seconds. The second was done after photolithography and is at 150o C for 60
seconds.
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3.1.4

Alignment and photoresist exposure

Photoresist allows for patterning micrometer scale features on silicon wafer surfaces.
This is achieved with a UV sensitive crosslinker that hardens the polymer. In a negative
resist the UV sensitive chemical hardens the polymer when exposed to light. In a positive
resist the UV sensitive component makes the exposed regions susceptible to solvent
removal. The use of a photomask allows for the precise exposure of certain regions of the
wafer. To ensure that the photomask is precisely positioned above the wafer, an aligner is
used. The Cal Poly cleanroom has a Cannon PLA501FA aligner, pictured in figure 22,
that was used for creating all of the chipsets used in these experiments.

Figure 22. Cannon aligner used to pattern photoresist.
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The wafer, coated in photoresist, was loaded into the aligner where it is positioned
30 micrometers away from the photomask. This allowed for the wafer to be positioned
correctly relative to the photomask. After the alignment was set correctly the wafer was
brought 10 microns away from the mask. The shutter in front of the UV light was raised
and the photoresist not covered by the patterns on the photomask was exposed. The
amount of time that the light source must be allowed to expose the photoresist is a
function of both the thickness of the resist layer and the type of photoresist used. Due to
the inconsistencies in processing, this value was experimentally determined. A secondary
photomask that allows only one small section of the wafer to be exposed at a time was
placed above the primary photomask. The ideal exposure time was calculated from the
ideal energy dose delivered to the photoresist. For Shipley 1813 this is 150 mJ/cm. The
mercury arc lamp in the cannon aligner outputs 6.5 mW/cm2. The ideal exposure time
was determined to be 23 seconds. The exposure time was varied around this point in 4
second increments, each increment being tested on a different section of the wafer.
After exposing the photoresist to UV light, the resist coated wafer was placed in a
bath of chemical developer. This process was required to remove the photoresist that was
made soluble during exposure. The development process is time dependent; a threeminute rinse was found to work well to remove the resist without damaging the features
that were intended to stay. The wafer with test exposure doses was then cleaned of
developer using DI water and isopropanol. The ideal exposure dose was determined by
visually investigating the test wafer. Doses below the optimal treatment will have
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features that are not completely removed on the surface of the wafer, as the UV light
intensity is somewhat reduced by the more superficial material. Doses above the optimal
exposure time will have feature boundaries that are distorted. The size of features will be
enlarged as light overexposes the photoresist, leading to features being partially or fully
destroyed. Examples of overexposed and underexposed resist features are shown in figure
23. Subsequent wafers were exposed with a dose of 27 seconds.

Figure 23. Comparison of over exposed and correctly exposed photoresist patterns

3.1.5

Oxide Etching and Dopant Mask Creation

A wet chemical etch was used to selectively remove the regions of silicon oxide not
protected by the photoresist. This entails submerging a wafer in a bath of hydrofluoric
acid, an etchant that has high specificity to removing oxide rather than the photoresist
etch mask or the crystalline silicon beneath the oxide layer. The etch process is time
dependent and must be controlled accurately. Leaving the wafers in the bath for too long
can lead to undercutting of the etch features or creating enlarged features. If the wafer is
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not left long enough in solution, the features will not be etched all the way down to the
silicon, resulting in chip failures in later processing steps. The etch rate of hydrofluoric
acid at room temperature on silicon oxide is 800 angstroms per minute. The measurement
of the oxide thickness from previous steps allowed for an estimation of the etch time. As
the effects of under etching are more detrimental than over etching, a safety factor of 10
percent was added to bring the total etch time to just under five minutes. Complete
etching could be visually validated, as bare silicon does not have the iridescence of the
oxide layer. Validation was completed with 40x magnification using a light microscope.

3.1.6

Oxide Removal

Dopant was then spin coated onto the etched wafer in the form of boron oxide (B2O3) in
4% solution of poly vinyl alcohol. The spin coating procedure is outlined in appendix D.
The chemical dopant acts as an infinite reservoir of phosphorus or boron atoms during the
diffusion process. It was spun on in a relatively thick layer with little need for process
control.

3.1.7

Dopant

The chemical dopant was diffused into the wells of the transistor through high
temperature diffusion. The process was completed in two steps. The first step, referred to
as pre-dep, consists of diffusing dopant from the infinite reservoir boundary condition of
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the dopant chemicals into the silicon. The second step consists of dispersing the high
concentration shallow well left by the pre-dep step deeper into the wafer. Between steps
the wafer was cleaned of chemicals and stripped of the oxide diffusion mask. This
allowed for the growth of a new oxide for use as a mask for subsequent procedures.
The well depth was set to be 7 microns. To achieve this depth pre-dep was
performed at 1100o C for 70 minutes in dry oxygen and the dopant drive-in was
performed wet at 1100o for 50 minutes.

3.1.8

Gate Patterning and Oxide Growth

The field oxide of the transistor was grown in the previous dopant drive in step, however,
a thinner region of oxide needed be grown over the gate to allow for greater sensitivity of
the final sensor. Field oxide was removed through patterning the wafer with photoresist,
aligning the resist mask to the preexisting features, then exposing and developing the
resist as is previously described. The field oxide was removed above the gate through
chemical etching. The calculated etch time was 5 minutes. After removing the oxide
above the gate, a layer of 20 nm was grown through dry thermal oxidation at a
temperature of 1000o C for 29 minutes.
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3.1.9

Etching Source, Drain, and Bias Connections

The gate oxide thickness of 200 angstroms was grown across the entire thickness of the
wafer. This included the area above the source and drain wells that create the electrical
contact points of the transistor as well as the electrical contact point for the wafer bulk
offset potential. These areas were exposed through the familiar process of photoresist
patterning and chemical etching. The etch time for these parts was 5 minutes.

3.1.10

Aluminum Contact Sputtering

To create the leads that allow for electrical connection to the transistor, aluminum was
deposited onto the wafer through a sputtering process. The wafers were first cleaned of
any organic material that could be remaining from previous procedures with piranha
solvent and then rinsed and dried with DI water. A clean surface is important for ensuring
a good adhesion of the aluminum to the silicon substrate.
The sputtering process was carried out in a Rohwedder DC physical vapor
deposition (PVD) system that uses argon plasma to bombard aluminum slugs and transfer
the molecular aluminum to the wafer surface. The target thickness for this process was
4000 angstroms. The deposition rate of the system was previously determined to be 400
angstroms/minute at a gun power of 150 watts; wafers were sputtered for 10 minutes
each.
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3.1.11

Aluminum Patterning

The aluminum layer was patterned through another photolithographic etch procedure.
This process was identical to previously described spin coating, alignment, exposure, and
developing. The etching was performed with Transene aluminum etchant, a solution of
acetic, nitric, and phosphoric acids. The etch rate at room temperature was previously
determined to be 100 angstroms per second. Wafers were left in solution for two minutes
as over etching was not a major concern. After the removal of aluminum from the noncontact areas, the resist was stripped from the wafer and the wafer was cleaned. This
completed the fabrication of the transistors. Each wafer contained 20 transistors for a
total count of 40 of each p-type and n-type.

3.2

Neuro-Silicon Interfacing Device Assembly

The transistors fabricated in the previous sections required modification before being
used to measure the intracellular potential of the leech Retzius cell. The cell requires a
very specific environment to maintain the ability to illicit an action potential. The leech
Retzius cell must be bathed in an osmotically balanced solution. The materials that create
the well that holds the neuron and solution must be made from materials that do not harm
the cell both physically and chemically. All electrical connections must also be carefully
insulated as the leech neuron bath is primarily an electrolyte and the system electrical
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ground. Shorts from electrodes into the solution could be harmful for the transistor and
cell.

3.2.1

Negative Resist Coating

The first issue addressed in fabricating the devices was the electrical isolation of the
aluminum contacts. Negative photoresist was used to create an electrically isolated layer
that could be patterned with vias above the transistor gate regions to act as wells for the
cell to be placed in. The use of photoresist allows for the precise control of thickness,
diameter and location of the via, all of which are critical when feature spacing is on the
micron scale. The negative resist used to pattern the wafers was SU-8, a photo-crosslinked epoxy that was spun on using a similar technique to that in the previous sections.
Appendix D lists the precise recipe used to coat a 100 micron layer of resist onto the
wafer. The resist coated wafer was exposed for 28 seconds to UV light from the Cannon
aligner mercury arc lamp. The resist was developed using MicroChem SU-8 developer
(propylene glycol monomethyl ether acetate), which in the case of a negative resist,
removes photoresist that is not exposed to light and thereby cross-linked. The wafer was
coated in its entirety with SU-8 except for where electrical contact was made to the
transistor and the via in which the cell was placed. The electrical contact areas were 1.5
mm squares cut above the aluminum contact pads. The cell vias ranged from 50 microns
to 150 microns in diameter. This parameterization was due to the exploratory nature of
this part of the experiment. The ideal size would be more a function of the ability to
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handle a cell within the reservoir, a task that neither of the experimenters involved in this
project had previous experience with. Having a range of sizes allowed for a higher
likelihood of success in the procedurally difficult portion of the experiments.
The wafers were baked in a convection oven for 8 hours at 150o C to off-gas the
solvents. This is critical for the biocompatibility of the system. The primary solvent of
SU-8 resist systems is cyclopentanone, which is removed completely only after baking.
SU-8 has successfully been used in the creation of other cell handling devices by Kahn
and Ereifej [30, 31]. Often it is treated with surface modifiers to allow for better cell
adhesion as is seen in similar experiments ran by Liu [32]. A similar approach was used
here to ensure that the neuron can survive long enough for the experiment to be
successfully run.

3.2.2

Wafer Sectioning

After coating with SU-8 the wafer was sectioned into individual transistors to make the
packaging of the devices more compact, and to provide more opportunities for
integration. Sectioning of the silicon wafer was done using a Tedpella XP precision
diamond sectioning saw, shown in figure 20. Water lubricates and cools the blade, which
has a kerf of only 1mm, allowing for the precise division of the wafer. Silicon is still a
very brittle material however, and the 550 micron thick wafers were susceptible to
fracture and cracking. This resulted in the irreparable failure of 6 of the transistors. The
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remaining transistors were given a final inspection for cracks using an optical microscope
and were cleaned for further processing.

Figure 24. Diamond blade wet saw used to section device wafers.

3.2.3

Lead Connections, Transistor Encapsulation

The aluminum electrical contacts needed to be connected to wires to allow for connection
to both the power supply and oscilloscope. This process was complicated by two factors.
The aluminum contact pads were 1.5 mm on edge and the layer was extremely thin.
Second, the SU-8 layer made heating the wafer for soldering difficult, as temperatures
needed to melt aluminum compatible solders make the SU-8 layer begin to break down.
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To overcome the difficulties in soldering the leads in place, a conductive epoxy was used
instead of traditional solder. This silver based epoxy has a resistance of 10-4 Ohm×cm. To
obviate any small resistive effects, the leads were fixtured in contact with the pads during
the gluing operation. The epoxy was hardened by a two-part system that took 12 hours to
cure completely. The chips were again placed in the oven at 150o C to drive off any
solvent left by the epoxy.
After connecting leads to the transistors, two steps associated with the devices
were left to be accomplished: the leads needed to be electrically insulated and a reservoir
that could be filled with Ringer’s solution needed to be constructed. These steps were
prototyped in two different ways. The first attempt was made through encapsulation with
polydimethyl siloxane (PDMS). Sylgard 184 PDMS is commonly used in microfluidics
and other silicon devices that are meant to interact with living cells or tissues and
research has shown the biocompatibility of the polymer. Furthermore, the cured
elastomer is highly electrically insulative, and is commonly used as a potting material in
electronics. PDMS is supplied as a two-part kit that is mixed, degassed, and then poured
into molds and allowed to self-level. To define the well that would encapsulate the
transistor and leads, a mold was created using stacks of laser cut acrylic sheet. This
assembly is shown in figure 25. A dowel was aligned above the wafer that allowed for
the well that would hold the cell and solution to be defined within the molded puck of
silicone that would encapsulate the chip. PDMS was prepared and poured into the mold
over the fixtured dowel and chip and then placed in a vacuum chamber to degas the
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assembly. The degassing was necessary to avoid the formation of air bubbles in the final
device. After all bubbles were removed, the mold was moved to an oven where the
PDMS was cured at 90o C for 4 hours. This excessive bake time was used to remove any
solvents from the device that could harm the cell during testing. This process yielded the
devices seen in figure 26. The devices with bubbles were not degassed before oven
curing the silicone.
The second approach to device fabrication was done with a laser cut acrylic
assembly. The well that held Ringer’s solution was made larger than the transistor wafer
section and the wafer was glued into it using PDMS. The leads for the transistor source,
drain, and bias were potted with silicone as well to keep them electrically isolated from
the Ringer’s solution. This assembly is shown in figure 27.

Figure 25. The assembly used to over-mold and encapsulate the transistors into
PDMS for electrical isolation and well creation.
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Figure 26. PDMS encapsulated transistor used to create neuro-silicon interfaces.

Figure 27. Acrylic well and potted assembly used in later experiments for creating
neuro-silicon interfaces. Shown under the Nikon microscope.
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3.2.4

Cell Adhesion Promotion

Before being used in experiments, both types of assembly were modified to facilitate the
adhesion of cells to the wafers. The silicon oxide surface of the transistor gate is
biocompatible, but not necessarily conducive to cellular adhesion. To create a surface
condition more suitable for cell adhesion, poly-l-lysine was coated onto the transistor
gate. Poly-l-lysine (PLL) is a synthetic, positively charged amino acid chain that
enhances cell adhesion by altering surface charges on the culture substrate. Many
researchers have relied upon PLL as a surface modification; it has been verified to create
optimal junction seals in neuro-silicon interfaces [3,1]. The coating was prepared from
polymers in the 70-150 kDa range purchased in a 10 mg/ml solution. Before coating the
solution needed to be diluted to a concentration of 10 ug/ml. A single 50 ul drop of
solution was deposited onto the gate region of the transistor using a micropipette. Rather
than coating the entire assembly, this method allowed for promotion of cell adhesion in
the specific region that the neuron was meant to be placed. This also allowed for less of
the PLL solution to be wasted. The high cost of the polymer would have made coating
the entire assembly of multiple chips prohibitively expensive. The devices were
incubated at 37o C for two hours to allow the enzyme to fully attach to the wafer gate
oxide. After coating was complete the wells were rinsed with DI water to remove excess
PLL solution. The surface coating does not noticeably degrade when stored so devices
were coated all during the same period and stored in sealed petri dishes until used.
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4.

Methods

4.1

Leech Storage and Preparation

Live medicinal leeches, Hirudo Medicinalis, were purchased from Leeches U.S.A. The
leeches purchased were of medical quality and were all laboratory bred. This ensured
sterility and consistency of the test organisms. The leeches were not however controlled
for age, size, or genetic similarity. Leeches ranged in size from one to three inches.
The leeches were refrigerated to maintain docility and to lower their metabolic
rates. The storage vessel used, the Leech Mobile Home, was supplied by Leeches U.S.A.
It is designed to allow for easy removal of leeches from the storage container [33]. The
solution used to store leeches in was prepared by mixing 2 grams of HIRUDO salt with
one gallon of distilled water. This solution was used to keep leeches alive longer in
captivity. Water in the Leech Mobile Home was replaced every two weeks.
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4.2

Dissection

Leech Retzius cells were prepared fresh for each experiment. The neurons, after being
removed from the ganlia, typically only last a matter of hours. The following equipment
was needed for the dissection and isolation of leech Retzius cells.

4.2.1

Dissection Tools

1. Large Tongs
2. Ringer’s Solution
3. Leeches
4. Leech Mobile Home
5. Light source
6. Dissecting microscope
7. Paper towels
8. Push pins
9. Surgical scalpel
10. Microscissors
11. Micro-dissecting forceps
12. Silicone filled petri dish
13. Pulled micropipette with tip inner diameter <60um
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4.2.2

Dissection Protocol

1. Remove leech from the storage container using the tongs. Take caution to not
damage leech while transferring.
2. Place leech into PDMS coated Petri dish. Pin the leech head to one end of the dish
with the leech dorsal side up. The dorsal side of the leech is identified as the
darker, patterned side. Stretch the leech using a second pin. Fasten the tail to the
opposite end of the petri dish.
3. Make an incision using a cleaned scalpel centered in the middle of the leech down
¾ of the body length. The cut should be shallow, only deep enough to penetrate
the leech skin and musculature.
4. Pin open the sliced region laterally to expose the midbody ganglia and leech
spinal cord. Micro-scissors are often needed to fully remove connective tissue
covering the nervous system. Figure 28 depicts a leech after completing step 4.
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Figure 28. Pinned-out leech with segmental ganglia exposed.

5. Place the prepared leech under a microscope. A large focal length is required, as
further manipulation and dissection must take place on the ganglia.
6. Focus on one of the midbody ganglia with the microscope, preferably one that is
mostly free of connective tissue. Using micro-forceps begin removing the black
extracellular material covering the ganglia. Pull tissue towards the cell body rather
than away to minimize risk of severing neural connections between ganglia.
7. After clearing the tissue of all black fibrous material, the ganglia should resemble
figure 29. At this point use micro-scissors to sever the nervous tissue at the top,
bottom, left, and right portions of the ganglia.
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Figure 29. Midbody ganglion after removal of blood sinus tissue.

8. The ganglia is now ready for transfer and the further isolation of individual
neurons.
9. The leech body can be disposed following the protocol in appendix C.

4.3

Retzius Cell Isolation Protocol

1. The isolated ganglia from the dissected leech should be transferred to the
neruo-silicon device. Fill the fluid bath with a solution of collagenase/dispase
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and L-15 medium. The protocols for preparing these solutions are found in
appendix B.
2. Move the entire assembly to a shake table where the ganglia is agitated for 30
minutes at low speed.
3. After allowing the collagenase/dispase enzymatic solution to breakdown the
connective extracellular matrix of the ganglion, place the transistor device
beneath the microscope to finish isolation of the Retzius cell.
4. Using pulled glass micropipettes (manufacturing process outlined in appendix
A) isolate one of the Retzius cells from the matrix of neurons in the dissolving
ganglion. Figure 4 shows this process. The Retzius cells are identified as the
largest two nerve cells within the ganglion. The micropipette is then used to
aspirate and transfer the Retzius cell into position in the SU-8 well above the
gate of the transistor.
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Figure 30. A single neuron aspirated by a micropipette [34]
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4.4

Transistor Device Operation

The transistor properties that are related to device operation are given in table 3. The
derived values of device operation characteristics are given in table 4. These values were
used to determine the voltages applied for VGS, VDS, and VBS during experiments.
Measurement tolerances of silicon dopant properties reflect error in 4-point probe
measurement, the tolerance in width, length and thickness reflect process variance across
a wafer. Tolerances are not given on data taken from look up tables. A schematic of the
cell and transistor is shown in figure 31.
Table 3. Transistor material and geometrical properties.
Variable

Value

Tolerance

Units

Bulk silicon dopant concentration
(NA)

2.40e15

+/- 5e15

cm-3

Oxide permittivity (Eox)

3.45e-11

n/a

m-3 kg-1 s4 A2

Intrinsic carrier density (ni)

1.45e12

n/a

cm-3

Electron mobility (un)

112

n/a

cm2 V-1 S-1

Thermal voltage (Vth)

.026

n/a

V

Gate width (W)

30e-4

+/- 2e-4

cm

Gate length (L)

20e-4

+/- 2e-4

cm

Oxide thickness (Xox)

15e-7

+/- 5e-7

cm
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Table 4. Estimated parameters of fabricated transistors.
Property

Value

Units

Equation

Flat band voltage

.73

V

Eq. 16 [11]

Surface potential

3.76e-1

V

Eq. 19

Gate charge

9.11e-9

C

[11]

Gate capacitance

2.30e-7

F

Eq. 14

Turn-on voltage

1.15

V

Eq. 15

Saturation current

5.12e-4

A

Eq. 13

Figure 31. Schematic of the cell and transistor during operation.
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Using the correct operating point of the transistors was critical for reproducing the
neuron action potential in the transistor source-drain current. Four key parameters were
necessary for correctly biasing the MOSFETs. First, transistors had to be pushed into
strong inversion to ensure a channel of p-type carriers between source and drain to allow
for current flow. Second, the transistor required a voltage applied across the source and
drain to drive current through the device. Third, the bulk silicon had to be held at a higher
potential than the electrolyte bath containing the cell. Finally, the source and drain wells
had to be reverse biased relative to the bulk silicon.

4.4.1

Setting Strong Inversion

The first requirement of strong inversion is driven by the operational theory of a
transistor described in the background section. To build a device that creates a modulated
current with cell action potential firing, the transistor must have a path for current to flow
during the cell resting state as well as at peak voltage. This conduction path in the
transistor is characteristic of operation in the strong inversion state. In p-channel devices
this is maintained through biasing the bulk silicon positive relative to the gate. In the case
of a neuro-silicon junction this is the electrolyte bath. A surface electrode on the
transistor chip was connected to the positive terminal of a variable DC power supply with
a banana clip. The negative terminal was connected to the electrolyte through the ground
terminal of the Axoclamp probe to ensure the ground connections for all portions of the
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circuit were matched. Connecting separate electrodes to the Ringer’s solution could result
in noise artifacts due to motion of the electrodes in solution disturbing the electric double
layer of the electrode/electrolyte system. The bulk silicon was biased to a potential of 4
volts, a value determined partially theoretically and partially from experimental data of
previous researchers [11]. Because strong inversion is a requirement, the minimum
voltage here is the threshold voltage. The maximum value is governed by the voltage at
which damage occurs to the transistor. One source of failure is the dielectric breakdown
of the gate oxide. The dielectric strength of the silicon dioxide that makes up the gate is
107 volts/cm and the oxide thickness is 15 nm, or 1.5×10-6 cm. This should yield a
theoretical strength of 150 volts, orders of magnitude above what is required to bias the
transistor. It was decided to drive the gate voltage based on the threshold voltage with a
factor of safety to ensure the transistor was in fact in strong inversion.
The threshold current is shown in table 4. Some notes should be made on the
calculation of this value. The models that describe transistor operation are built around
metalized gate field effect transistors. In neuro-silicon interfaces such as the one
fabricated here, the gate oxide interfaces directly with an electrolyte solution.
Unfortunately, the turn on voltage is in part a function of the difference in work functions
between the gate metal, or polysilicon, and the channel region doped silicon. The turn on
voltage cannot be determined without approximating these values. For the sake of
simplifying the analysis of any electrode/electrolyte interaction physics, the value for
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flatband voltage is taken from Merz, a similar neuro silicon interfacing device that also
includes the electrolyte boundary condition of Leibowitz 15 medium [11].
With semiconductor fabrication, a tabulated value of material properties should be
taken as a reference only. The fabrication equipment and exact materials used can
influence the final device. The turn on voltage calculation should be taken as an
approximation and a safety factor is added to correct for any error to ensure that the
devices are in fact operating in the strong inversion mode.

4.4.2

Drain Source Voltage

The second and fourth requirement of device operation, the potential difference VDS and
the reverse bias of the source and drain well diodes, are both satisfied through the applied
voltage on the device drain relative to source.
The fabricated devices have a symmetry around the gate, so there is no functional
difference between source and drain dopant wells from an electrical or geometric
standpoint. For this reason, the source and drain can be arbitrarily determined. The only
factor influencing the decision is the location of the bulk silicon bias electrode on the
fabricated device. The epoxied lead exits the well on the same side as one of the
transistor well leads. Because the source and bias will be set to the same potential this
lead is chosen as the source for the sake of simplifying the wiring beneath the
microscope.
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Given that the transistor is in strong inversion, the source-drain voltage
determines the saturation of the device. The device is either operating in the linear region
of the graph, or in the saturation region. The optimal device operating region is that
where modulation of the gate voltage creates the most modulation in drain-source current
(IDS). In the fabricated devices this is relatively unaffected by the value of VDS. In
MOSFETs with small channel length, the phenomenon of velocity saturation of charge
carriers creates the deleterious effect of drain current being linearly dependent on gate
voltage in the saturation region. Figure 32 shows this effect.

Figure 32. The IDSVDS characteristics of two different transistors [24].
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The transistors were allowed to operate in the resistive region of operation for two
simple reasons. To properly ground the DC power supplies used to the electrolyte
ground, it was convenient to not use a negative polarity on the drain well. Since the
source potential was tied to the bulk silicon offset voltage during experiments, the limit
of VDS was the gate-source voltage (VGS). This device operation has precedent with other
researchers who have previously built neuro-silicon junctions [1-4]. Again, it should be
noted that the small channel effects would have been seen by these groups as the channel
length in these experiments is well below the values seen in the devices fabricated here.
In all the listed experiments, VDS is in the range of -2 to -3 volts and was almost identical
to the VGS values used.
Another difficulty in setting the transistor into the saturation region is the
requirement of reverse biasing the p-wells of the source and drain against the bulk n-type
silicon. The wells in the silicon each form a simple PN junction diode. The PN junction
diode allows for current to flow only in one direction, meaning no current should leak
from the source and drain into the device if the reverse bias requirement is maintained.
For a PMOS device, this requirement is met by maintaining the bulk potential equal or
greater than the source and drain wells. For a metal-free gate device, saturation is only
achieved through negatively biasing the drain well with respect to the electrolyte.

4.4.3

Electrolyte Relative Potential
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The final consideration with respect to transistor lead voltages is the electrolyte bath
potential relative to the transistor. For consistent device operation, the conditions at the
gate oxide that set the flatband voltage should be consistent across tests and during tests.
If the gate oxide is too thin, typically below 10 nm, there is potential for electrolyte ions
to diffuse into the transistor and cause breakdown of the conduction channel. Even in a
sufficiently thick gate oxide, the ions have the potential to diffuse into the silicon dioxide
and change the turn on characteristics of the device. To help prevent this effect, a positive
silicon electrolyte bias works to repel ionic migration into the device from pure diffusion.
The channel region of the device maintains this bias when in inversion . Due to the nature
of the drive-in step that creates the source and drain wells, the p-doped regions extend
laterally underneath the gate oxide as well as down into the bulk silicon. These regions
can be biased relative to the electrolyte bath as well. The source is set to the same
potential as the bulk, however the drain is set relatively lower to allow for a high VDS to
drive current through the device. A lower 0.5 volt offset, relative to the electrolyte bath,
is used to ensure the operating conditions necessary for coupling IDS with the cell
membrane action potential are met.
There are still many effects of transistor operation that are not considered in the
setup or analysis of the devices. Most of these assumptions stem from idealized
geometries of the conduction channel and of continuity assumptions of each of the
transistor regions. In large devices, operating at relatively high voltages, such as those
used for these experiments, these effects are insignificant.
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4.4.4

Device Operation

Table 5. Transistor operation parameters summarized
Parameter

Voltage (V)

Drain-Source Voltage

-3.0

Bulk-Electrolyte Voltage

3.5

Source-Electrolyte Voltage

3.0
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4.5

Electrophysiology Methods

4.5.1

Electrophysiology Equipment

1. Potassium chloride solution
2. Axoclamp 900A amplifier
3. Axoclamp 900A software
4. Dark field microscope
5. Digidata 1440a DAQ unit
6. Extracted leech Retzius cell
7. Faraday cage
8. Head stage
9. Light source
10. Micropipettes
11. Oscilloscope
12. Recording electrodes
13. Ringer’s solution
14. Silver-chloride coated silver wires
15. Syringe
16. DC power supply
17. Banana clips
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18. Alligator clips

4.5.2

Electrophysiology and Transistor Recording Protocol

The following protocol outlines the general methods for taking electrophysiology
measurements of the isolated neuron coupled to the silicon transistor. Many of the
preliminary experiments varied from this workflow but were met largely with failure to
achieve cellular action potentials. The success of the process outlined here is largely
dependent on operator fine motor skills during manipulation of the micropipettes and the
silicon device under the microscope lens objective.
1. Pull glass electrodes of resistance 20-100 mega ohms (see appendix A)
2. Create silver chloride electrodes by placing abraded silver wire into hot bleach
solution. Leave until black patina forms.
3. Fill glass electrode with 3 molar KCL solution. Place silver chloride electrode
and glass pipette onto the AxoClamp head stage and mount the head stage
onto the 4-axis micromanipulator.
4. Taking caution to not jostle the cell out of the SU-8 well, transfer the device
from the long focal length microscope to the faraday cage and the high
magnification microscope.
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5. Place the device under the microscope and center the Retzius cell and gate of
the transistor under the scope.
6. Holding focus 2-3 mm above the device, and using the micromanipulator
stage, bring the pipette into the focus of the microscope.
7. Bring the electrode tip into the solution just above the neuron. Ensure that the
micromanipulator has travel and is in the correct orientation to impale the cell
within the SU-8 well.
8. Place the reference electrode of the AxoClamp head stage into the solution.
As solution evaporates it is important to keep the reference electrode
submerged.
9. Connect the AxoClamp amplifier to the driver outside the faraday cage and
open the associated software on the connected computer. Perform the
necessary micropipette calibrations.
10. Connect the transistor according to table 5. Use a variable DC power supply
for source, drain, and bias connections. Connect the oscilloscope across a
resistor to ground from the transistor drain. The scope now measures a voltage
proportional to IDS.
11. Connect the second channel of the oscilloscope to the output from the
AxoClamp amplifier. Ensure the transistor voltage signal is also connected to
the amplifier and that both signal traces are recorded by the scope and the
computer connected hardware.
93

12. Impale the cell with the microelectrode. This operation should be done such
that the cell is not lifted away from the gate and the electrode tip is not
impaled into the SU-8 well.
13. Using the AxoClamp software stimulate the cell with current pulses while
recording the induced change in cell membrane potential and modulated
transistor IDS.
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5.

Results

5.1

Oscilloscope Recording Results

Measurements of the cell membrane potential were recorded using both a Tektronix 2410
series digital oscilloscope and the Axon Instruments Commander 900A ADC. Early
experiments were recorded and saved with only the oscilloscope, later experiments were
measured with the more sensitive rack mounted hardware. The measurement equipment
used in the experimental setup is shown in figure 33.

Figure 33. Experimental setup within Faraday Cage.
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Only measurements in which action potentials were elicited from neurons, that is,
trials where the transplantation of the neuron was successful, are included and discussed
here. The difficulty of dissection, isolation, and implantation of a neuron on the chip
resulted in failure of 6 trials. The remaining failures arose from damaging the
electrophysiology micropipette. Micropipette replacement and recalibration was possible,
however, repeated failure would result in the leech neuron dying from the elapsed time.

The successful transplant of a neuron into the device well was replicated four
times. Recording of the cell action potential was done using the oscilloscope. Figure 34
shows the result of injecting a 100nA current pulse into the cell via glass microelectrode.
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Figure 34. Electrical reading after 100nA stimulus. Grey trace and black trace
represent the transmembrane and transistor voltage, respectively.
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During two experiments action potentials were elicited from cells and the
appearance of a modulated gate source current was recorded. The experimental setup was
equivalent for both experiments. It took roughly one month to replicate the first results
with a second experiment. The first experiment’s result is shown in figure 35, captured
with the oscilloscope.
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Figure 35. An injected current pulse of 100nA and a resulting modulation in the
drain source current.

In later experiments the computer interfaced Axon Instruments hardware was
used. Upon successfully transplanting a leech neuron onto the transistor, experiments
were conducted to determine the optimal current pulse to deliver to the leech Retzius cell.
The results of traces from four stimulus current pulses are shown in figure 36
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Figure 36. Oscilloscope traces resulting from 0.3, 0.75, 1.5, and 3.0 nA stimuli,
respectively

The implanted cell was stimulated with successive pulses of 3nA to illicit cell
action potentials. The signal without removal of the pulse train signal is shown in figure
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37. The action potential signal relative to the pulse amplitude is low, the detailed view
shows the elicited action potential and corresponding source-drain current modulation of
the transistor.

Figure 37. Electrical reading after 3nA stimulus; cell membrane potential on top
and transistor voltage on bottom.
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6.

Discussion

This thesis aimed to replicate previous experimentation on neuro-silicon interfaces with
devices fabricated at Cal Poly. The project can be evaluated in three parts: the successful
fabrication of a silicon device able to be integrated with a cell, the capability of the
device and corresponding methods to allow successful transplantation of a living neuron,
and the ability for the neuro-silicon interface to produce a matched source-drain current
change with the firing of the coupled neuron.

6.1

Device Fabrication

The processing capability of the Cal Poly facilities proved successful to build devices on
the scale necessary for a neuro-silicon interface. The device can be evaluated from two
perspectives: its electrical sensitivity, and its ability to be physically integrated with a
neuron.

6.1.1

Electrical Sensitivity

The device sensitivity was perhaps the largest unknown of the entire project. The devices
fabricated in similar experiments by Fromherz and others had smaller gate lengths than
those that were created here [1]. The device operating parameters are estimated from the
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device geometry and the estimation of flatband voltage of a transistor with an electrolyte
gate. The device fabricated for these experiments is theoretically described in table 4.
Separate experimental validation of these results was not completed for the device
fabricated. The equipment needed for characterization of transistors was not available in
a configuration that could test a device with an electrolyte gate. The device capability
was proven during integration experiments. The coupled modulation of the transistor gate
seen in results figures 33-37 show the success of the fabricated devices.

6.1.2

Device Integration

The SU-8 cell holding features and the electrical isolation of components by PDMS were
both techniques not used in the Fromherz papers that much of the experiment was based
on [1]. The sectioning of the device to better accommodate the microscope equipment
was also unique to these experiments. The initial devices that were fabricated with
entirely PDMS wells were not successfully used in experiments as the aspect ratio of the
device interfered with the electrophysiology equipment. This came largely from not
knowing the focal length and working distance accommodated by the microscope when
designing the device. The equipment was unavailable during the design process and
approximations of the microscope and head stage range of movement were used. The
second iteration of the devices, with lower aspect ratio acrylic electrolyte wells, proved to
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be successful in integration of the transistor, microscope, and electrophysiology recording
equipment.

6.2

Neuron Transplantation

The techniques used to dissect and isolate the neuron were a combination of the methods
developed by previous Cal Poly research experiments and the techniques developed by
Max Plank Institute researchers [1,2,3]. The success of the neuron isolation and
transplant is evident by the recorded action potential seen in results figure 34. The
success rate of the methods used was approximately one in four. The success rate of the
techniques used should be further evaluated. The longevity of cells in integrated neuosilicon devices is a topic of interest that is largely a function of the transplant techniques.
Some self-evident deficiencies in the process are worth discussing here.
The Retzius cell isolation methods used in this experiment were not techniques
familiar to the lab facilities at Cal Poly. As such, there were certainly hurdles that arose
during initial experiments that were not foreseen. The largest amendment to what was
presumed to be the ideal treatment was the decision to perform the ganglia
collegnase/dispase treatment in the bath of the transistor device. This was necessitated
due to the poor cell handling tools at our disposal. Dissolving the ganglionic structure and
then attempting to locate the Retzius cell and move it to another bath proved to be
impossible without more sophisticated cell handling equipment. As such, it was
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necessary to do all manipulation of the ganglia in the same bath as the SU-8 well where it
was intended to be placed. This meant the cell was exposed to the enzymatic bath during
all cell recording. Furthermore, the boundary condition of the gate electrolyte was not
purely the assumed electrolyte concentration. Both of these details likely effected the
performance of the device, however it is difficult to analyze these effects with any more
than a qualitative perspective.

6.3

6.3.1

Neuro-Silicon Interfacing

Unsuccessful Coupling

The coupling of the neuron with the transistor gate proved to be the most difficult aspect
of the project. In three experiments, there was evidence of an action potential that was not
correlated to any source-drain modulation. Some possible explanations are outlined here.
For a coupled response to occur it is necessary for the cell to be sufficiently close
to the gate oxide of the transistor. The seal resistance of the channel between source and
drain is a function of this distance. As this value decreases, the voltage modulation of the
gate is diminished. Furthermore, when the cell is not tightly sealed against the junction,
coupling is no longer a linear function of the cell membrane potential per equations (26)
and (27). The depth of the well in which the cell was placed was approximately 100
micrometers deep. This distance is more than ample to reduce the actual gate potential
modulation to a value low enough to not produce a measurable source-drain modulation.
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It is not unrealistic to assume that delamination of cell and gate oxide could have
happened. There was a substantial learning curve when manipulating the glass electrode
tip into the cell. During experimentation, 15 electrodes were broken while manipulating
them into the cells. Aside from simply breaking the electrode tip, improperly impaling
the cell could lead to lifting the cell out of the well. The microscope illumination made it
difficult to ascertain what plane the electrode tip was in, and for sufficiently transparent
Retzius cells, the neuron was not able to be distinguished while within the SU-8 well.
Lifting the cell out of the well was observed in multiple failed experiments.
Another possible cause of poor results during initial experiments comes from the
intricacies of the charge carrier mobility in the transistor. Transistors were not used prior
to the initial experiment, and after the change was made from PDMS devices to acrylic,
the same device was used for multiple experiments. The FET transistor is susceptible to
having a break in period where the device sensitivity increases across the initial uses.
This effect is enumerated in papers by Merz and Braun [7, 11]. Furthermore, the
electrolyte ionic species can diffuse into the gate oxide, further adjusting the
characteristics of the device. The physics and amendments to device characteristic
equations caused by these effects are beyond the scope of this thesis but should be noted
as a possible justification for changes in device operation across trials.
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6.3.2

Successful Coupling

The two later trials where a drain-source current modulation was recorded showed good
indication of the coupling of neuron and transistor. Both the amplitude of the cellular
membrane potential and the transistor current were above the noise seen in either signal.
The type of coupling that was made between the cell and the transistor could not be
determined due to the signal noise. The two characteristic types of junction are outlined
in the background sections and are typified by either a linear relationship of current and
transmembrane potential, or a differentiated signal.
Although the cell potential and corresponding IDS modulation were made difficult
to analyze by the noise in the system, there were other ways to analyze the coupling. The
pulses used to stimulate the cell action potential were not removed from the signal in one
experiment due to improperly balancing the resistance and capacitance of the glass
electrode. This results in the visible pulse train in the measured signal of transmembrane
potential. This allowed for the visualization of much larger signals of both cell membrane
potential as well as transistor current modulation. These signals show a very clear
differential relationship. This leads us to believe that the coupling of cell and transistor,
although validated, requires further optimization.
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6.4

Further Complications

6.4.1

Lab Equipment and Experimental Set Up

Much of the difficulties that arose during experimentation were related to the
manipulation of the 60-micron scale Retzius cells. The ideal lab set up for this
experiment would likely include the following modifications:
•

X,Y stage of the transistor device could be mounted underneath the microscope.

•

Illumination of the microscope stage from a near vertical source

•

Cellular aspiration device similar to those shown in figure 38

•

Quick release stands for the pipette micromanipulators

•

Smaller reference electrodes for the glass micropipette
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Figure 38. Micropipette aspirators for cell manipulation and holding. [35]

6.5

Future Work

Future work should focus on two aspects of these experiments: the coupling of the cell
and gate oxide, and better recording techniques. The current results show a coupling of
the cell and transistor that does not have a high junction resistance. Improving this will
allow for a linear coupling rather that a differentiated one. The junction resistance can
likely be improved without design improvements to the hardware device; the low values
are likely more a function of the procedural techniques used. Further care should be taken
to insert the cell into the transistor gate SU-8 well. Better techniques for inserting the
glass electrode without moving the cell should also be used. The time that the cell is
allowed to adhere to the gate should also be optimized. With the current methods where
the cell is bathed in collegenase/dispase during electrical recordings, the luxury of longer
incubation times is not afforded.
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The validation of these improvements can only be possible through better
recording techniques. The AxoClamp software should be used for all experiments rather
than relying on the less sensitive oscilloscope measurement setup.
Ensuring that the electrodes used are properly calibrated prior to experimentation
will also allow for better analysis of the results. The results of having an electrode that is
not properly calibrated can be seen in figures 35-38 where the stimulatory pulses are
visible in the upper graphs. Distinguishing an action potential an order of magnitude
smaller than the pulses is difficult.
Consistent measurement equipment will also allow for a quantitative comparison
or results. To best compare experimental variables of interest, care should be taken to
minimize the effects of nuisance variables such as ambient temperature, glass electrode
differences, and injected current pulse amplitudes. Improving the measurement
techniques of future experiments will allow for optimization of the neuro-silicon
interface.
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Appendix A: Glass Micropipette Preparation
Glass pipettes of inner diameter 0.86mm and outer diameter 1.5mm were used to create
microelectrodes and holding pipettes during experimentation. All pipets were pulled
using a 2.5mm x 2.5mm box filament. The settings used to pull glass pipettes into
holding pipettes and microelectrodes are listed in tables 6.
Table 6. Pipette pulling process parameters
Application

Heat

Pull

Velocity

Delay

Pressure

Holding

510

0

150

0

200

Electrode

480

70

80

100

500

Holding pipette fabrication also includes a postprocessing step in which the
pipettes is broken to create a larger diameter tip. The technique involves scoring the
pipette approximately halfway up the taper of the pulled glass and breaking the tip off.
Scoring can be done with another spare glass pipette tip. Figure 39 depicts this process
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Figure 39. Correct technique for breaking the holding pipette tip
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Appendix B. Solution Preparations
Bath solutions used in the experiments are outlined here.
Neuron Culture Solution
•

100mg of collagenase/dispase

•

4.5mL of L-15 solution

•

1mL of gentamicin

•

2mL of fetal calf serum (FCS)

Isotonic Leech Bath
•

1 gallon distilled water

•

2 grams HIRUDO salt from Leeches USA

Leech Ringer’s Solution
•

1 Liter of distilled water mixed with:
o 38 mL of 3 molar NaCl
o 1.8 mL of 1 molar CaCl2
o 4 mL of 1 molar KCl
o 50 mL of 0.2 molar trismaleate
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Appendix C. Leech Carcass Disposal
1. Using scalpel, sever the rostral and caudal regions from the rest of the body.
2. Unpin the leech from the silicone-filled petri dish
3. Deposit leech pieces into red biohazard bag located in lab freezer
4. Rinse petri dish with water and let dry
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Appendix D. Spin Coating Recipes
Table 7. Spin coating process parameters.
Process
Step

Primer

Primer
Spread

Primer
Thin

Diffusion
Mask

HMDS

30:300 20:3000 4

60:600

10:500

20:4000 5:300

Dopant
Spread

None

NA

20:200

10:500

20:3000 5:300

Gate Etch

HMDS

30:300 20:3000 4

60:600

10:500

20:4000 5:300

Aluminum
Contacts

HMDS

30:300 20:3000 4

60:600

10:500

20:4000 5:300

Aluminum
Patterning

HMDS

30:300 20:3000 4

60:600

10:500

20:4000 5:300

NA

Dispense Dispense Dispense Dispense Dispense
Volume Spread
Thin 1
Thin 2
Slow

4.5
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